EE 330 Fall 2024 HW4 Solutions

 No of wafers produced by 248nm in 4 years= 80x24x365x4 = 2803200 cost per wafer for 248nm machine = 10M/2803200 =\$3.17 cost per process = \$35.7.

No of wafers produced by 193nm in 4 years= 20x24x365x4 = 700800 cost per wafer for 248nm machine = 40M/700800 =\$57.08

cost per process = \$570.8

wafer area = pi*(300*10⁻³)²/4 = 70650 sq mm

die area of 90nm chip is 50 sq mm.

die/wafer for 90nm wafer = wafer area/die area = 1413 dies/ wafer

die area of 50nm chip is going to reduce by a factor of $(90/50)^2$

This gives us the die area of the 50nm chip = 15.43 mm^2

die/wafer for 50nm wafer = wafer area/die area = 4578 dies /wafer

cost per chip of a 248nm machine = 35.7/1413 = \$0.025 per chip

cost per chip of a 193nm = 570.8/4578 = \$ 0.125 per chip

Therefore, we can say that it costs about 5 times more to manufacture a chip at 50nm node.

2) Gate oxide thickness of Si-O2 = 2nm

$$\frac{\varepsilon(SiO2) * A}{d_{SiO2}} = \frac{\varepsilon(HfO2) * A}{d_{HfO2}}$$

We take the $\varepsilon(SiO2) = 3.9$ and $\varepsilon(HfO2) = 20$

We get the gate oxide thickness of HfO2 = 10.3nm

3) From lecture notes, diameter of oxide layer = 0.35nm

- \rightarrow Volume of Oxide layer = $\frac{4}{3}\pi \left(\frac{0.35}{2}\right)^3 = 0.0224493 \text{ nm}^3$
- → Volume of exide layer = 7nm × 14nm × 25×10¹⁰ m

= 245 nm³

→ Number of Silicon dioxide moleculos = <u>245 nm³</u> 0.0224493 nm³

4) The resistivity of AI = 2.65 * $10^{-8} \Omega \cdot m$

Resistance =
$$l \frac{L}{A}$$

= 2.65 × 10⁹ × $\frac{1000 \times 10^{10}}{20 \times 10^{9} \times 40 \times 10^{9}}$

- 5) The lowest resistance material would be Silver. One of the reasons is that they are not used to form metal connects because they are more immune to oxidization as compared to Cu or Al . Also, during the metallization process, they can migrate and enter the Silicon which alters the behavior of the CMOS.
- 6) The loss of material per cut = 150um Typical thickness of 12" silicon wafer = 775um. Thickness of material removed from Silicon pull per wafer = 150um + 775um = 925um Total number of wafers from the Silicon pull = 2/925u = 2126 wafers There is an additional 0.162*925u = 149.85um of Silicon being wasted in the process.

7)

Contact resistance \rightarrow 14.6 ohms poly sheet \rightarrow 21.7 ohms/sq Capacitance poly \rightarrow 82 qF/ μ m² = 82 × 10⁻¹⁸ F/ μ m²

(a)
$$|K|H_{Z} = \frac{1}{RC}$$
, Capacitance = $8pF$

Capacitor Area

$$8_{p}F = Capacitance poly x Capacitor Area
\Rightarrow Capacitor Area = $\frac{8_{p}F}{Capacitance poly} = \frac{8 \times 10^{-12} F}{82 \times 10^{-18} F/um^2}$$$

$$1000 \times 2\pi = \frac{1}{8_{p}F \times ((14.6 \times 2) + (21.7 \times N_{s}))}$$

If Resister length = 1 um

Resister width = 916790 um

$$\rightarrow$$
 Total Filter Areq = 916790 um² + 97560.98 um²
= 1014350.98 µm²

$$\rightarrow \text{Capacitor} = \$pF$$

$$R_{\text{existor}} = \frac{1}{2\overline{11} \times 1050 \times \$p} = 19.89436\$ \text{ M II}$$

$$(2\pi \times 1000) = \frac{1}{(82 \times 10^{-18} \times H_{cap}) \times [(14.6 \times 2) + 21.7 \times N_s]}$$

 \rightarrow 0.6 µm is minimum for 0.5µ technology thus, to find minimum area, dimension of Square = $(0.6 \mu m)^2$

$$\Rightarrow (2\pi \times 1000) = \frac{1}{(82 \times 10^{-18} \times 4_{cap}) \times (2\times 14.6) + (21.7 \times \frac{4_{ces}}{(0.6 \mu m)^2})}$$

$$\Rightarrow 2000TT = \frac{1}{(82 \times 10^{-18} \times A_{cap}) \times [(2 \times 14.6) + 21.7 \times \frac{A_{total} - A_{cap}}{0.36}]}$$

let $A_{cap} = X$

$$H_{total} = \mathbf{x} - 4.84424 \times 10^{-13} + 3.21995 \times 10^{10} \mathbf{x}^{-1}$$

$$\Rightarrow \text{ Minimum } h_{\text{total}} = (\mathbf{A}_{\text{total}})' = 0$$

$$(\mathbf{A}_{\text{total}})' = 1 - 3 \cdot 21995 \times 10^{10} \times^{-2}$$

$$\Rightarrow (\mathbf{A}_{\text{total}})' = 1 - \frac{3 \cdot 21995 \times 10^{10} \times^{-2}}{(\mathbf{A}_{\text{cap}})^2} = 0$$

$$\Rightarrow \mathbf{A}_{\text{cap}} = \sqrt{3 \cdot 21995 \times 10^{10}} = \frac{179442 \cdot 2 \ \mu\text{m}^2}{179442 \cdot 2}$$

$$\Rightarrow \mathbf{A}_{\text{total}} = 179442 \cdot 2 - 4 \cdot 8 \cdot 424 \times 10^{-13} + \frac{3 \cdot 21995 \times 10^{10}}{179442 \cdot 2}$$

$$= \frac{358884 \cdot 4}{179442 \cdot 2} \ \mu\text{m}^2$$

$$\Rightarrow \mathbf{A}_{\text{ressistor}} = 35.8884 \cdot 4 \ \mu\text{m}^2$$

$$\Rightarrow \mathbf{A}_{\text{ressistor}} = 35.8884 \cdot 4 \ \mu\text{m}^2$$

Comparing the values obtained in part (b) to (9), it can be observed that the values obtained in part (1) are 3 times higher than (b)

8) A) width and length dimensions are overlap of polysilicon gate and active area width = $3\mu m$ length = $1\mu m$

B) Positive photoresist = exposed material is removed when developed
W is not affected by the dimensions of the Poly, only by dimensions of active but L is affected
Underdeveloped photoresist = not enough is removed,
Under-etched = not enough is removed. It follows if L1 is the original length (1u),

L=L1-2*0.1-2*0.1 = 0.6u and W = 3u

C) Negative photoresist = unexposed material is removed when developed As before, W is not affected by the dimensions of Poly but L is affected

Underdeveloped photoresist = too little is removed but since negative photoresist, provides too much polysilicon protection . Under-etched, not enough is removed.

Thus $L = L1 + 2^{*}(0.1) - 2^{*}(0.1) = 1u + 0.2u - 0.2u = 1u$ and W = 3u

Note in this case the two deviations compensate for each other and the desired length is obtained.

9)

(i)
$$R = \rho \frac{L}{A} = \rho \frac{L}{w_{i}dth \times thickness}$$

> thickness =
$$\frac{l}{R \times Width}$$

Resistivity of aluminium = 2.65 × 10-8 Q-m

$$= 1.325 \times 10^{-7} \text{ m}$$

(ii) Resistivity of Copper = 1.72 × 108 _ .m

=

$$\Rightarrow 25 \Omega = 1.72 \times 10^{-8} \times \frac{L}{1.325 \times 10^{-7} \times 2 \times 10^{-6}}$$
$$\Rightarrow L = 3.852 \times 10^{-4} m$$



difference in wafer = 5000 × 10¹⁰ × (1-0.47) Huickness